# Description

# METHOD FOR UNIFORM REACTIVE ION ETCHING OF DUAL PRE-DOPED POLYSILICON REGIONS

### **BACKGROUND OF INVENTION**

- [0001] The present invention relates generally to semiconductor device processing and, more particularly, to a method for forming a semiconductor device by uniformly etching dual, pre-doped polysilicon regions of the device.
- [0002] The electronics industry continues to rely upon advances in semiconductor technology to realize higher-functioning devices in more compact areas. For many applications, realizing higher-functioning devices requires integrating a large number of electronic devices into a single silicon wafer. As the number of electronic devices per given area of the silicon wafer increases, the manufacturing process becomes more difficult.
- [0003] A large variety of semiconductor devices has been manufactured having various applications in numerous disci-

plines. Such silicon-based semiconductor devices often include metal-oxide-semiconductor (MOS) transistors, such as P-channel MOS (PMOS), N-channel MOS (NMOS) and complementary MOS (CMOS) transistors, bipolar transistors, BiCMOS transistors, etc. Each of these semiconductor devices generally includes a semiconductor substrate on which a number of active devices are formed. The particular structure of a given active device can vary between device types. For example, in a MOS transistor, an active device generally includes a source and drain region, as well as a gate electrode for modulating current between the source and drain regions.

[0004]

One important aspect of the formation of such devices, or portions thereof, relates to various photolithography and etching processes. In photolithography, a wafer substrate is coated with a light-sensitive material known as photoresist. Next, the wafer is exposed to light, wherein the light striking the wafer is passed through a mask plate. This mask plate defines the desired features to be printed on the substrate. After exposure, the resist-coated wafer substrate is developed. The desired features as defined on the mask are then retained on the photoresist-coated substrate, while unexposed areas of resist are washed

away. The wafer having the desired features defined is thereafter subjected to etching. Depending upon the production process, the etching may either be a wet etch in which liquid chemicals are used to remove wafer material or a dry etch in which wafer material is subjected to a radio frequency (RF) induced plasma. One particular concern relating to the etching process is maintaining control over the etching of the features, notably in the gate electrode region of the MOS transistor.

[0005] More specifically, one of the challenges encountered during the gate etch process of submicron technologies is the control of the etch profile. In many modern submicron processes, the gate electrode is comprised of a composite of layers of materials stacked on top of one another, and is thus commonly referred to as a "gate stack." In an exemplary process, a CMOS transistor may have a gate stack including a 1000 angstrom (Å) layer of tungsten (W), while a 500 Å of titanium nitride (TiN) provides a sheet resistance as low as 3 Ωf□ (ohms per square), and a higher breakdown voltage for the gate oxide.

[0006] A commonly used gate stack is amorphous silicon (a-Si) or polysilicon (poly-Si) on top of a thin gate oxide. The a-Si or poly-Si is typically doped with N-type carriers for

NMOS or with P-type carriers for PMOS to obtain asymmetry threshold voltage between N-channel and P-channel devices for a CMOS device. As the technologies evolve, the dimensions of integrated circuits shrink. In turn, as the IC dimensions get smaller, a thinner gate oxide is needed to maintain a level of gate capacitance for the performance of the IC devices. To avoid increasing the capacitance above the desired level, it is thus necessary to maintain a high conductivity in the a-Si or poly-Si to prevent the depletion of carriers in the gate region. This depletion of carriers tends to make the a-Si or poly-Si appear as an additional "oxide thickness" contributing series capacitance component that tends to lower the overall gate capacitance.

[0007] For an exemplary process having a 100 Å oxide layer, if the gate stack contributes 5 Å of "oxide thickness," the capacitance change would be about 5% (assuming other parameters are held constant). However, if a process has a 30 Å gate oxide layer, given a 5 Å change in thickness due to the oxide, the gate capacitance would change by about 20%. Therefore, the N-type and P-type doses required for the a-Si or poly-Si gate stack may be heavier. The thin-ning of the gate oxidation and the heavy doping of the a-

Si and poly-Si with N-type or P-type carriers present a major challenge to the gate etch process.

[8000]

Different doping types, doses, and activation level of the a–Si or poly–Si have a significant effect on the a–Si or poly–Si etch rate, as well as the etch profile. N–doped a–Si or poly–Si usually etches faster than P–doped a–Si or poly–Si in a plasma etch process. In adequately etching the P–type material, there is the possibility of etching the N–type material too much. In turn, any excessive etching may cause a localized breakthrough or "micro–trenching" of the thin gate oxidation in the bottom of the a–Si or poly–Si etch features.

[0009]

In a typical a-Si or poly-Si gate plasma etching process, a main etch step with an optical endpoint is used to define the gate profile. The endpoint signal will trigger only when the a-Si or poly-Si begins clearing out of the wafer. At this point, there will be less N-doped a-Si remaining than P-doped Si. In addition, some N-doped a-Si may have been completely etched away. The etch process will break through the thin gate oxide and rapidly etch the underlying silicon substrate. After reaching the endpoint (or after the main-etch step) the process switches to a higher Si/SiO<sub>2</sub> selectivity over-etch step and completely

removes all of the remaining a-Si (or poly-Si). The selectivity of the over-etch step is much more than that of the main-etch step. This assures a reasonable gate profile.

[0010] With a relatively thin gate oxide, micro-trenching is problematic, especially in N-doped areas. In a plasma etch process, gate etch profile is also very sensitive to the doping of a-Si or poly-Si. In addition, the doping profiles between N-doped and P-doped a-Si or poly-Si may be different. Accordingly, there is a need to maintain a good gate etch profile that is substantially free of microtrenching and provides a consistent gate etch profile between N-type and P-type doped gate stacks, as well as good critical dimension control as the process technology approaches fractional microns in feature sizes.

### **SUMMARY OF INVENTION**

[0011] The foregoing discussed drawbacks and deficiencies of the prior art are overcome or alleviated by a method for forming a semiconductor device, including forming a first locally doped semiconductor region of a first conductivity type and a second locally doped semiconductor region of a second conductivity type over an undoped, lower semiconductor region. A first etch is implemented to simultaneously create a desired pattern in the first and second

locally doped semiconductor regions in a manner that also provides a first passivation of exposed sidewalls of the first and second locally doped semiconductor regions, wherein the first etch removes material from the first and second locally doped semiconductor regions at a substantially constant rate with respect to one another, and in a substantially anisotropic manner. A second etch is implemented to complete the desired pattern in the undoped, lower semiconductor region in a manner that protects the first and second locally doped semiconductor regions from additional material removal therefrom.

[0012]

In another aspect, a method for forming a semiconductor device includes forming a locally doped N-type polysilicon region and a locally doped P-type polysilicon region over an undoped, lower polysilicon region. A first etch is implemented to simultaneously create a gate conductor pattern in the locally doped N-type and P-type polysilicon regions in a manner that also provides a first passivation of exposed sidewalls of the locally doped N-type and P-type polysilicon regions, wherein said first etch removes material from said locally doped N-type and P-type polysilicon regions at a substantially constant rate with respect to one another, and in a substantially anisotropic manner. A sec-

ond etch is implemented to complete the gate conductor pattern in the undoped, lower polysilicon region in a manner that protects the locally doped N-type and P-type polysilicon regions from additional material removal therefrom.

## **BRIEF DESCRIPTION OF DRAWINGS**

- [0013] Referring to the exemplary drawings wherein like elements are numbered alike in the several Figures:
- [0014] Figure 1 illustrates a CMOS (complimentary metal oxide semiconductor) structure that may be fabricated in accordance with an embodiment of the invention;
- [0015] Figures 2 through 4 illustrate various processing steps in forming the CMOS structure of Figure 1 in accordance with conventional processing techniques; and
- [0016] Figures 5-10 illustrate a method for uniformly etching dual, pre-doped polysilicon regions of a semiconductor device, in accordance with an embodiment of the invention.

### **DETAILED DESCRIPTION**

[0017] Disclosed herein is a method for a forming semiconductor device by uniformly and simultaneously etching complementary, pre-doped polysilicon regions of the device so

as to produce substantially equivalent shaped N-type and P-type gate conductors. As is described in greater detail hereinafter, locally doped N-type and P-type polysilicon regions are provided with sidewall passivation so as to enable the use of an etch chemistry that etches the N-type and P-type polysilicon at substantially the same rate, but without isotropic etching effects that would otherwise erode the sidewalls of the N-type region. Remaining undoped lower portions of the polysilicon layer may then be etched away and the structure annealed to drive the dopants into the undoped portions of the resulting polygate structures.

[0018] Referring initially to Figure 1, there is shown a CMOS (complimentary metal oxide semiconductor) structure 100 that includes a substrate 102, well regions 104, 106 (N and P type, respectively), source/drain regions 108, 110, a gate oxide layer 112, and a pair of gate conductors 114, 116 formed over the gate oxide 112. The gate conductors 114, 116 are formed from a gate conductor layer, which typically includes a semiconductor material such as polysilicon with different dopants (e.g., N-doped polysilicon and P-doped polysilicon).

[0019] Conventionally, the structure 100 is formed as is shown in

Figure 2, wherein a patterned mask 118 (e.g., a hardmask of material such as TEOS, silicon nitride, CVD oxide, etc.) is used to pattern the doped regions 120, 122 of the gate conductor layer into gate conductors. A plasma etch process is used in conjunction with the mask 118 to remove portions of the doped regions 120, 122 of the gate conductor layer not protected by the mask 118. Prior to gate conductor patterning and etching, the conductor layer is first deposited with non-doped polysilicon. For an NMOS device, both the gate conductor 114 and source/drain regions 108 (Figure 1) are both doped with N-type dopant (e.g., phosphorus) by ion implantation, while for a PMOS device, the gate conductor 116 and source/drain regions 110 are both doped with P-dopant (e.g., boron).

As indicated previously, in order to improve device per-

arsenic to form N-type devices after the formation of the

gate conductors 114 and 116. In the case of P-type de-

vices, it is preferable to first dope the P-type gate con-

formance, it has become necessary to dope the gate conductor and source/drain diffusions of a MOS device with different types of dopant. For example, the N-type gate conductor 114 may be doped with phosphorus first, and thereafter the source/drain diffusions 108 are doped with

[0020]

ductor with boron, and subsequently dope the source/ drain diffusions 110 with boron difluoride (BF, †) after the formation of the gate conductors 114 and 116. Moreover, it is sometimes necessary to anneal the gate conductors at higher temperature than the source/drain regions. Accordingly, because of the different dopants used for the gate conductor and the source/drain region, the gate conductor layer is pre-doped with P-type dopant in one region and N-type dopant in the remaining regions before patterning and simultaneous etching thereof.

[0021]

As also indicated previously, the difficulty in simultaneously patterning the gate structures containing both Ndoped and P-doped poly resides in the plasma etching thereof at similar rates and profiles. In general, N-doped poly etches faster and tends to be more isotropic than Pdoped poly in plasma etching. This is illustrated in Figure 3, where, in the un-annealed samples depicted, the Ntype gate conductor 114 is shown to have excessive lateral etching in the implanted region as compared to Ptype gate conductor 116. Figure 4 illustrates even more pronounced lateral etching in the N-type gate conductor sidewall resulting from an annealed sample. In either case, there is a strong loss of dopant in N-type poly conductor.

In addition, the gate oxide 112 around the N-type poly is exposed to plasma for a longer duration than the P-type poly region since the N-type poly etches faster than the P-type poly. As a result, the thin gate oxide around the N-type poly region can easily be ruptured and is prone to punchthrough. Furthermore, the etched profile of the N-type poly is different from that of the P-type poly (as shown in Figures 3 and 4), resulting in different critical dimensions (CD).

[0022]

Therefore, in accordance with an embodiment of the invention, there is disclosed a method uniformly etching dual, pre-doped polysilicon regions of a semiconductor device. Briefly stated, the present method addresses the above described concerns through a processing sequence that implants a first selected region of polysilicon with an N-type dopant, and a second selected region of the polysilicon with a P-type dopant to form locally doped regions. A hardmask is deposited and photolithographically exposed with photoresist. Then, the hard mask is etched, along with the first and second selected polysilicon regions (i.e., the locally doped regions) using the photoresist material. After this process, the photoresist material is stripped by the oxygen plasma and a passivation layer

is formed on the sidewalls of the etched, implanted locally doped regions. Next, a less aggressive plasma etching is applied to remove the remaining polysilicon layer. The passivation layer prevents the N-doped region of the gate conductor from suffering sidewall etching in the less aggressive plasma etching. Thereafter, conventional processing may be continued such as, for example, annealing, doping of the source/drain regions, etc.

[0023] The present method is advantageous in that it is easier to control the profiles of the implanted layers in the presence of photoresist. In general, fluorine-type plasma etches P-type and N-type polysilicon at a similar rate, whereas N-type polysilicon is etched faster rate than P-type polysilicon in a chlorine or bromine-type plasma. On the other hand, a fluorine-type plasma tends to etch polysilicon isotropically. However, by etching in the presence of photoresist, the carbon-containing species released therefrom renders the process an anisotropic one to an extent, since the photoresist helps to passivate the initially etched sidewalls. Furthermore, the photoresist also serves to protect the hardmask.

[0024] After the locally doped regions of the polysilicon layer are etched, the photoresist used to form a passivation layer

on the vertical surfaces of the partially formed gate structures of the N-doped and P-doped devices is removed. Thereafter, a less aggressive plasma etch may be used to remove the remaining undoped polysilicon layer to complete definition of the gate structure. In particular, an oxide sidewall passivation layer formed by plasma stripping of the photoresist prevents the N-doped region of the gate conductor from suffering excessive sidewall etching that is seen in conventional processing. Figures 5–10 illustrate in greater detail an embodiment of the present method, which utilizes this sidewall passivation.

[0025]

Referring to Figure 5, there is shown a processing stage of a CMOS structure formed upon a substrate 102, including N-type well region 104, P-type well region 106, and gate oxide layer 112 formed thereupon. For ease of illustration, like elements of earlier figures are designated with the same reference numerals. An initially formed polysilicon layer 120 includes a locally doped N-type region 122 and a locally doped P-type region 124 atop the remainder of the undoped polysilicon 126, as explained earlier. In the example illustrated, the N-type region 122 includes one or more N-type impurities implanted therein, while the P-type region 124 includes one or more P-type impu-

rities implanted therein. However, the P-type region 124 could also simply comprise an undoped region as well. During subsequent annealing processes, any impurities contained within the locally doped regions 122, 124 will migrate throughout the lower undoped polysilicon region 126. The locally doped regions 122, 124 may be formed by using well-defined ion energy during the ion implant. It is preferable to delay the annealing process until after the gate conductors are formed so as to reduce the excessive erosion of the N-type gate conductor during the plasma process. Again, this uneven reaction is due to the fact that the N-type conductor reacts faster than the Ptype conductor in conventional plasma processes. Accordingly, in addition to utilizing a vertical passivation layer to protect the sidewalls of the N-type gate conductor, the present method embodiment also delays the annealing process until the gate conductor structures are defined. silicon nitride, CVD oxide) formed over the locally doped

[0026]

[0027] Figure 5 also illustrates a hardmask layer 128 (e.g., TEOS, silicon nitride, CVD oxide) formed over the locally doped regions 122, 124. A patterned photoresist/antireflective coating (ARC) layer 130 is also shown formed over the hardmask layer 128. As will be noted, the patterned photoresist/ARC layer 130 is used to define the gate conduc-

tor structures. Then, as shown in Figure 6, plasma etch is utilized to etch away the exposed portions of the hard—mask layer 128 with a first type of etchant. A second type of etchant is subsequently to etch away exposed portions of the locally doped regions 122, 124. Again, the plasma parameters used to etch the locally doped regions 122, 124 are selected such that there will be relatively little difference in etch rates and profiles between N-type doped region 122 and the P-type doped region 124. After the photoresist is removed, the etching process is continued such that a portion of the undoped region 126 is also removed.

[0028]

A plasma etching step may be adjusted by changing a variety of properties, such as the etch rate, selectivity between different materials, and anisotropic versus isotropic nature of the etch. It is further possible to manipulate a plasma etching step to yield certain properties, by selecting a particular chemistry through choosing a combination of gases, flow rates, pressure, powers, and temperatures of the various component surfaces in contact with the plasma and semiconductor substrate. A plasma step can etch a material both laterally and vertically. Thus, depending on the particular process condition, relative etch

rates along these two directions may be different and manipulated.

[0029] In the present embodiment, a fluorine-containing plasma is utilized to etch the locally doped polysilicon regions 122, 124, as it provides similar etch rates between N-type and P-type polysilicon. However, etching for both types of polysilicon in fluorine-based plasma tends to be isotropic, particularly for N-type polysilicon. One way to attain anisotropic polysilicon etching with fluorine-based plasma is to passivate the etched sidewalls with a polymer substance by using fluorocarbon chemistry, such as  $CF_4$ , CHF  $_{3}$ ,  $C_{4}F_{8}$ , or  $C_{2}F_{6}$ , for example. As a fluorocarbon plasma also etches oxide at a fast rate, it is preferable to use photoresist as a mask material. In addition, erosion of the photoresist in fluorine -based plasma releases fluorocarbon that helps the passivation mechanism. It has been found that an NF<sub>3</sub>/Ar etch chemistry works well in an

[0030] Referring now to Figure 7, an oxygen plasma is utilized to strip away the photoresist and also remove the sidewall polymer material formed on the etched, doped-polysilicon regions 122, 124. At the same time, the oxygen plasma

2300 and TEL-SCCM reactor.

AME-5000 reactor, as does  $CF_4/SF_6$  or  $CF_4/NF_3$  in a LAM-

forms a passivation layer (i.e., a silicon oxide-like material) 132 on the exposed surfaces (vertical and horizontal) of the doped and undoped regions of the polysilicon. Subsequently, another etching process first removes the passivation layer 132 from the horizontal surfaces of the undoped polysilicon lower region 126, followed by an anisotropic etching of the remaining portions of the undoped lower region 126 not protected by the hardmask 126 to define the shape of N-type and P-type conductors. as shown in Figure 8. The remaining vertical passivation layer 132 prevents this latest etching process from affecting the shape of the doped regions 122, 124. In particular, this etching process may be any known plasma process that etches undoped polysilicon, wherein there is also a native oxide layer present on the polysilicon surface. As a result, the N-type gate conductor will have substantially the same profile (i.e., shape and size) as the Ptype gate conductor.

[0031] Upon completion of the undoped polysilicon etching, the vertical passivation layer 132 may be removed after cleaning the wafer in a diluted HF solution (e.g., 200:1 DHF) that also removes the oxide hardmask 128, as shown in Figure 9. Finally, after the DHF clean, annealing is per-

formed to allow the dopants to diffuse into the previously undoped regions 126 of the polysilicon so as to define the N-type gate conductor 114 and the P-type gate conductor 116 as illustrated in Figure 10. In addition, the source/drain regions 108, 110 are doped (as also shown in Figure 10), and the remaining device fabrication steps may be continued in accordance with conventional processing techniques.

[0032]

While the invention has been described with reference to a preferred embodiment or embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted for elements thereof without departing from the scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the essential scope thereof. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope of the appended claims.